



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/327,523	06/08/1999	TAKAHISA UENO	P99.0401	5532	
33448 75	590 11/15/2005		EXAM	INER	
ROBERT J. DEPKE			MOE, AUNG SOE		
LEWIS T. STEADMAN TREXLER, BUSHNELL, GLANGLORGI, BLACKSTONE & MARR			ART UNIT	PAPER NUMBER	
105 WEST ADAMS STREET, SUITE 3600 CHICAGO, IL 60603-6299			2685		
			DATE MAIL ED: 11/15/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)
Office Action Summary		09/327,52	23	UENO ET AL.
		Examiner		Art Unit
		Aung S. M	loe	2685
Period fo	The MAILING DATE of this communication Reply	on appears on the	cover sheet with the c	orrespondence address
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR FOR EXECUTION OF THE MAIL II INSIGN SO IT IN THE MAIL II IN THE MAIL	NG DATE OF TH CFR 1.136(a). In no evention. period will apply and will y statute, cause the apply	IIS COMMUNICATION ent, however, may a reply be time Il expire SIX (6) MONTHS from ication to become ABANDONEI	l. ely filed the mailing date of this communication. 0 (35 U.S.C. § 133).
Status				•
2a)	Responsive to communication(s) filed on This action is FINAL . 2b) Since this application is in condition for a closed in accordance with the practice un	This action is n	on-final. for formal matters, pro	
Dienoeit	ion of Claims			
5) □ 6) ⊠ 7) □ 8) □ Applicat 9) □ 10) □	Claim(s) 1-3,5-8,15-17,20 and 21 is/are part 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-3,5-8,15-17,20 and 21 is/are part 15 is/are objected to. Claim(s) is/are objected to. Claim(s) are subject to restriction is objected to by the Example of Example 15 is/are: a) Applicant may not request that any objection Replacement drawing sheet(s) including the of the oath or declaration is objected to by the example 15 including the oath or declaration is objected to by the oath or declaration is objected to be object	rejected. and/or election re aminer. accepted or b) to the drawing(s) b correction is require	equirement. objected to by the E e held in abeyance. See ed if the drawing(s) is obj	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).
Priority :	under 35 U.S.C. § 119			
12)⊠ a)	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International Esee the attached detailed Office action for	uments have bee uments have bee e priority docume Bureau (PCT Rule	n received. n received in Application ents have been receive e 17.2(a)).	on No d in this National Stage
2) 🔲 Notic 3) 🔲 Infon	et(s) See of References Cited (PTO-892) See of Draftsperson's Patent Drawing Review (PTO-94) The mation Disclosure Statement(s) (PTO-1449 or PTO/8) The No(s)/Mail Date		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	

DETAILED ACTION

Allowable Subject Matter

1. The indicated allowability of claims 1-3, 5-8, 15-17 and 20-21 are withdrawn in view of the newly discovered reference(s) to U.S. 6,031,571. Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 1-3, 5-7, 15-17, and 20-21 are rejected under 35 U.S.C. 103(a) as being

unpatentable over Gowda et al. (U.S. 5,898,168) in view of Arakawa (U.S. 6,031,571).

Page 3

Regarding claim 1, Gowda '168 discloses a solid-state imaging element (Figs. 2 and 3A), comprising: unit pixels (18/30), arranged in a matrix, each of which have photoelectric conversion element (26/110), transfer switch (Figs. 1 and 3B; the element 8 and 22; see col. 1, lines 30+ and col. 4, lines 20+) for transferring charge stored in said photoelectric conversion element (26), a charge store part (i.e., Figs. 1 and 3B; the element 7 and 25; col. 1, lines 65+ and col. 5, lines 50+) for storing charge transferred by said transfer switch (i.e., 8/22), a reset switch (Figs. 1 and 3B; the elements 11 and 21) for resetting said charge store part (i.e., 7/25), and an amplifying element (i.e., Fig. 1 and 3B; the elements 13 and 23; see col. 2, lines 10+) for outputting a signal in accordance with a potential of said charge in said charge store part (i.e., Figs. 1 and 3B; the element 15 and 15j);

a vertical scanning circuit (Figs. 2 and 3, the elements 14 and 14') for selecting the pixels in units (18/30) of rows by controlling a reset potential applied to selected ones of said reset switches (11/21; see Figs. 5-6 and 11 and col. 4, lines 30+);

a horizontal scanning circuit (Figs. 2 and 3A; the elements 28 and 31₁ to 31_N; col. 1, lines 50+ col. 4, lines 15+, and col. 5, lines 30+) for sequentially selecting signals output to said vertical signal lines (15/15j) (i.e., see col. 4, lines 35+); and

an output circuit (i.e., Figs. 2 and 3A; the elements 31₁ to 31_N and 16; col. 1, lines 50+ and col. 6, lines 8+) for outputting signals selected by said horizontal scanning circuit (i.e., noted the bus lines connected between the elements 28 and 31 as shown in Figs. 2 and 3A).

Furthermore, it is noted that Gowda '168 does not explicitly stated that the reset switch (11/21) is a depletion type transistor as recited in present claimed invention.

However, the above-mentioned claimed limitations are well known in the art as evidenced by Arakawa '571. In particular, Arakawa '571 teaches the use of depression type transistors (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) in the solid-state imaging device (i.e., Fig. 1) as reset switches (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) for resetting, thereby attaining reduction in power consumption and power supply voltage (i.e., see col. 3, lines 35+).

In view of the above, having the system of Gowda '168 and then given the well-established teaching of Arakawa '571, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Gowda '168 as taught by Arakawa '571, since Arakawa '571 states at column 3, lines 35+ that such a modification would attain reduction in power consumption and power supply voltage.

Regarding claim 2, Gowda '168 discloses wherein said vertical scanning circuit applies vertical selection pulses sequentially output during vertical scanning to said reset switches as the reset potential thereof (i.e., see col. 4, lines 30+ and col. 5, lines 15+).

Regarding claim 3, Gowda '168 discloses wherein said charge stored part is floating diffusion (i.e., col. 1, lines 65+).

Regarding claim 5, Gowda '168 discloses wherein said output circuit outputs signals read into said vertical signal lines (15/15j) in voltage mode (i.e., AVOUT; see col. 8, lines 20-25).

Regarding claim 6, Gowda '168 discloses wherein said output circuit outputs signals read into said vertical signal lines in current mode (i.e., col. 7, lines 39+).

Regarding claim 7, Gowda '168 discloses wherein said unit pixels (18/30) include an overflow (i.e., Fig. 14; the element 92) path between said photoelectric conversion element (26/110) and an area to which a pixel source voltage is applied (i.e., VDD), said overflow path being used to discharge excess charges of said photoelectric conversion element (i.e., col. 10, lines 15-32).

Regarding claim 15, Gowda '168 discloses a camera system (i.e., col. 1, lines 20-25) using a solid-state imaging element as an imaging device, said solid-state imaging element (i.e., Figs. 2 an 3A), comprising:

unit pixels, arranged in a matrix (i.e., Figs. 2 and 3A; the elements 18 and 30), which have a photoelectric conversion element (6/26), a transfer switch (8/22) for transferring charge stored in said photoelectric conversion element (6/26), a charge stored part for storing charge (i.e., Figs. 1 and 3B; the elements 7 and 25; col. 1, lines 65+ and col. 5, lines 50+) transferred by said transfer switch (8/22), a reset switch (11/21) for resetting said charge store part (7/25), and amplifying elements (13/23) for outputting a signal in accordance with the potential of said charge store part (15/15j);

a vertical scanning circuit (Figs. 2 and 3, the elements 14 and 14') for selecting pixels in units of rows (18/30) by controlling a reset potential applied to selected reset switches (11/21); a horizontal scanning circuit (Figs. 2 and 3A; the elements 28 and 31₁ to 31_N; col. 1, lines 50+ col. 4, lines 15+, and col. 5, lines 30+) for sequentially selecting signals output to said vertical signal lines in units of columns (i.e., see col. 4, lines 35+); and

an output circuit for outputting signals (i.e., Figs. 2 and 3A; the elements 31_1 to 31_N and 16; col. 1, lines 50+ and col. 6, lines 8+) selected by said horizontal scanning circuit (i.e., noted the bus lines connected between the elements 28 and 31 as shown in Figs. 2 and 3A).

Furthermore, it is noted that Gowda '168 does not explicitly stated that the reset switch (11/21) is a depletion type transistor as recited in present claimed invention.

However, the above-mentioned claimed limitations are well known in the art as evidenced by Arakawa '571. In particular, Arakawa '571 teaches the use of depression type transistors (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) in the solid-state imaging device (i.e., Fig. 1) as reset switches (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) for resetting, thereby attaining reduction in power consumption and power supply voltage (i.e., see col. 3, lines 35+).

In view of the above, having the system of Gowda '168 and then given the well-established teaching of Arakawa '571, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Gowda '168 as taught by Arakawa '571, since Arakawa '571 states at column 3, lines 35+ that such a modification would attain reduction in power consumption and power supply voltage.

Regarding claim 16, Gowda '168 discloses the solid-state camera system and method comprising reading of a reference level with a falling edge of the reset pulse (as shown in Figs. 5, 6 and 11; col. 5, lines 15+ and col. 6, lines 5+).

Regarding claim 17, Gowda '168 discloses wherein a changing state of reset pulse and a selection pulse initiates a pixel reading operation (i.e., col. 4, lines 20+, col. 5, lines 14+ and col. 6, lines 5+; see Figs. 5-6 and 11).

Regarding claims 20-21, please see the Examiner's comments with respect to claims 16-17 as discussed above.

5. Claims 1-3, 6, 8, and 15 rejected under 35 U.S.C. 103(a) as being unpatentable over Fossum et al. (U.S. 5,949,483) in view of Arakawa (U.S. 6,031,571).

Regarding claim 1, Fossum '483 discloses a solid-state imaging element (Figs. 3A-3B, and 4; col. 5, lines 55+ and col. 6, lines 10+), comprising: unit pixels, arranged in a matrix (i.e., Figs. 4, 6A, 6B and 6C, the unit pixels 15, 502, 508 and 512), each of which have photoelectric conversion element (i.e., Figs. 3A and 4; the elements 30 and 15), a transfer switch for transferring charge (i.e., Fig. 3A, the element 35) stored in said photoelectric conversion element (30), a charge store part (i.e., the FD part 40 of Fig. 3A) for storing charge transferred by said transfer switch (i.e., see Fig. 3A; col. 6, lines 2+), a reset switch (i.e., Fig. 3A; the element 45) for resetting said charge store part (i.e., the FD part 40; see col. 6, lines 25+), and an amplifying element (i.e., Fig. 3A; the element 55; col., lines 60-65 and col. 6, lines 5+) for outputting signals in accordance with the potential of said charge store part (i.e., Figs. 3A and 4; col. 6, lines 2+);

a vertical scanning circuit (Fig. 4, the row select circuit 18) for selecting the pixels in units of rows (i.e., noted from Figs. 3B and 6A-6C that the circuit 18 is used to select the pixels

in units of rows as claimed; col. 10, lines 15+ and col. 11, lines 15+) by controlling a reset potential applied to selected ones of said reset switches (i.e., Noted that the reset switch 45 is respectively controlled by applying the respective potential to the selected ones of the reset switches which are selected by the controlling unit 18; see col. 6, lines 10+);

a horizontal scanning circuit (Fig. 3B, 7 and 8; the elements 19, 21, 604, 610 and 612) for sequentially selecting signals output to said vertical signal lines (i.e., col. 9, lines 55+ and col. 10, lines 1-11); and

an output circuit (Fig. 3B, 7-8, 11 and 12, the elements 70, 21, 604) for outputting signals selected by said horizontal scanning circuit (i.e., col. 6, lines 55+, col. 9, lines 55+ and col. 10, lines 1+).

Furthermore, it is noted that Fossum '483 does not explicitly stated that the reset switch (45) is a depletion type transistor as recited in present claimed invention.

However, the above-mentioned claimed limitations are well known in the art as evidenced by Arakawa '571. In particular, Arakawa '571 teaches the use of depression type transistors (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) in the solid-state imaging device (i.e., Fig. 1) as reset switches (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) for resetting, thereby attaining reduction in power consumption and power supply voltage (i.e., see col. 3, lines 35+).

In view of the above, having the system of Fossum '483 and then given the wellestablished teaching of Arakawa '571, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Fossum '483 as taught by

Arakawa '571, since Arakawa '571 states at column 3, lines 35+ that such a modification would attain reduction in power consumption and power supply voltage.

Regarding claim 2, Fossum '483 discloses wherein said vertical scanning circuit (Figs. 3A and 3B; the element 18) applied vertical selection pulses sequentially output during vertical scanning to said reset switch as a reset potential thereof (i.e., col. 6, lines 10+ and col. 9, lines 40+).

Regarding claim 3, Fossum '483 discloses wherein said charge stored part is floating diffusion (col. 6, lines 14+).

Regarding claim 6, Fossum '483 discloses wherein said output circuit outputs signals read into said vertical signal lines in current mode (i.e., col. 3, lines 30+).

Regarding claim 8, Fossum '483 discloses wherein a negative potential is applied to the control electrode of each of said transfer switches (i.e., col. 6, lines 10+).

Regarding claim 15, Fossum '483 discloses a camera system using a solid-state imaging element as an imaging device (Figs. 3A-3B and 4), said solid-state imaging element, comprising:

unit pixels, arranged in a matrix (i.e., Figs. 4, 6A, 6B and 6C, the unit pixels 15, 502, 508 and 512), each of which have photoelectric conversion element (i.e., Figs. 3A and 4; the elements 30 and 15), a transfer switch for transferring charge (i.e., Fig. 3A, the element 35) stored in said photoelectric conversion element (30), a charge store part (i.e., the FD part 40 of Fig. 3A) for storing charge transferred by said transfer switch (i.e., see Fig. 3A; col. 6, lines 2+), a reset switch (i.e., Fig. 3A; the element 45) for resetting said charge store part (i.e., the FD part 40; see col. 6, lines 25+), and an amplifying element (i.e., Fig. 3A; the element 55; col., lines 60-

65 and col. 6, lines 5+) for outputting signals in accordance with the potential of said charge store part (i.e., Figs. 3A and 4; col. 6, lines 2+);

a vertical scanning circuit (Fig. 4, the row select circuit 18) for selecting the pixels in units of rows (i.e., noted from Figs. 3B and 6A-6C that the circuit 18 is used to select the pixels in units of rows as claimed; col. 10, lines 15+ and col. 11, lines 15+) by controlling a reset potential applied to selected ones of said reset switches (i.e., Noted that the reset switch 45 is respectively controlled by applying the respective potential to the selected ones of the reset switches which are selected by the controlling unit 18; see col. 6, lines 10+);

a horizontal scanning circuit (Fig. 3B, 7 and 8; the elements 19, 21, 604, 610 and 612) for sequentially selecting signals output to said vertical signal lines in units of columns (i.e., col. 9, lines 55+ and col. 10, lines 1-11); and

an output circuit for outputting signals (Fig. 3B, 7-8, 11 and 12, the elements 70, 21, 604) selected by said horizontal scanning circuit via horizontal signal lines (i.e., col. 6, lines 55+, col. 9, lines 55+ and col. 10, lines 1+).

Furthermore, it is noted that Fossum '483 does not explicitly stated that the reset switch (45) is a depletion type transistor as recited in present claimed invention.

However, the above-mentioned claimed limitations are well known in the art as evidenced by Arakawa '571. In particular, Arakawa '571 teaches the use of depression type transistors (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) in the solid-state imaging device (i.e., Fig. 1) as reset switches (i.e., see Figs. 1 and 4; the elements 3, T1 and 11; see col. 1, lines 50+ and col. 5, lines 55+) for resetting, thereby attaining reduction in power consumption and power supply voltage (i.e., see col. 3, lines 35+).

In view of the above, having the system of Fossum '483 and then given the well-established teaching of Arakawa '571, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Fossum '483 as taught by Arakawa '571, since Arakawa '571 states at column 3, lines 35+ that such a modification would attain reduction in power consumption and power supply voltage.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Following references are related to the present claimed invention:

4,974,239	US 2004/0080644 A1	US 2005/0088548 A1
5,942,774	6,946,637	6,677,933

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aung S. Moe whose telephone number is 571-272-7314. The examiner can normally be reached on Flex.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward F. Urban can be reached on 571-272-7899. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Aung S. Moe

Primary Examiner
Art Unit 2685

A. Moe November 8, 2005